ABSTRACT: The design of a radiation-hard dual-channel 12-bit 40 MS/s pipeline ADC with extended dynamic range is presented, for use in the readout electronics upgrade for the ATLAS Liquid Argon Calorimeters at the CERN Large Hadron Collider. The design consists of two pipeline A/D channels with four Multiplying Digital-to-Analog Converters with nominal 12-bit resolution each. The design, fabricated in the IBM 130 nm CMOS process, shows a performance of 68 dB SNDR at 18 MHz for a single channel at 40 MS/s while consuming 55 mW/channel from a 2.5 V supply, and exhibits no performance degradation after irradiation. Various gain selection algorithms to achieve the extended dynamic range are implemented and tested.
Introduction
This article describes the design and performance of a radiation-hard dual channel 40 MS/s pipeline ADC prototype with extended dynamic range. The future evolution of this ADC is intended for the upgraded electronics in the ATLAS Liquid Argon Calorimeter readout. The current prototype is used to establish the analog performance of the pipeline, to study the radiation tolerance of the ADC design and to determine the optimal gain selection procedure to be implemented in the future version of the chip.
The Large Hadron Collider (LHC) at CERN in Geneva has been operational for physics research since 2010 [1] . In this proton-proton collider, designed to operate at center of mass energies of 7-14 TeV, the high luminosities (> 10 34 cm −2 s −1 ) produce an intense radiation environment that the detectors and their electronics must withstand.
The ATLAS detector [2] is a multi-purpose apparatus constructed to explore the new particle physics regime opened by the LHC. The energy of the created electrons and photons is measured by a sampling calorimeter technique that uses liquid argon as its active medium. The front-end electronic readout of the ATLAS liquid argon (LAr) calorimeter consists of a combined analog and digital processing system [3] . To record the large dynamic range signals from the liquid argon calorimeter with high precision and to limit noise, a substantial portion of the electronic system is located on the ATLAS detector itself.
The LAr calorimeters of the ATLAS experiment have functioned with excellent reliability since installation in 2006 [4] . In 2012, they played a pivotal role in the observation of the Higgs boson, particularly in the diphoton and four electron channels [5] . Looking toward the future operation of the LAr calorimeters, there are several constraints: the existing front-end electronics limit the granularity, bandwidth and latency in the on-line event selection (level-1 trigger). Without modifications, the peak instantaneous luminosity of 3 × 10 34 cm −2 s −1 , expected in the next few years, would force substantial increases in trigger thresholds. Additionally, the on-detector electronics, which are exposed to substantial radiation, are complex and contain many technologies, resulting in many potential opportunities for failure. The front-end electronics were qualified for radiation levels corresponding to 10 years of LHC operations [6] . The high luminosity running of the LHC (HL-LHC) [7] , with instantaneous luminosities of 5 × 10 34 cm −2 s −1 and an integrated luminosity of 3000 fb −1 , will exceed these design qualifications.
For the HL-LHC, planned for 2022, it will be necessary to upgrade all of the 1524 front end boards (FEBs), preparing the detector for the expected 3000 fb −1 . This replacement allows the design of a more flexible system that utilizes the full precision and granularity of the LAr calorimeters at trigger level and removes bandwidth and latency constraints. The simpler, "free running" architecture chosen results in an effectively infinite pipeline and bandwidth with little or no latency. This can be seen schematically in Figure 1 , which shows the path of the signal from the detector to the data acquisition (DAQ) system. The new FEBs (upper left) will digitize the analog signals for all LHC bunch crossings. The data will be sent to an off-detector digital system, the Read Out Driver (ROD, upper right), that will provide input for a new, fully digital level-1 trigger system. A proposed level-0 trigger may then repurpose the Liquid Argon Trigger Digitizer Boards (LTDB, lower left) and off-detector Digital Processing System (DPS, lower right) from their prior use in the level-1 trigger. Technically, the new FEBs require 40 MS/s digitization for all channels over a 16-bit dynamic range within the existing power, cooling and space constraints, and in a radiation environment. Thus, an important component of this upgrade is the creation of a suitable analog-to-digital converter (ADC). The ADC is shown in Figure 1 on the FEB, receiving the signal from the preamplifier-shaper, and also on the LTDB.
System Architecture

System Specifications
The ADC is designed to digitize the analog signal from a single calorimeter cell. The signal, a triangular pulse about 500 ns long, is first sent to a preamplifier and then split and again amplified by shaper chips to produce three pulses at overlapping linear gain scales, with gain ratios of approximately ten. Each signal is subject to a fast bipolar CR − (RC) 2 shaping function with τ = RC = 20 ns, resulting in a pulse shape similar to that shown in Figure 2 for the 1x and 10x gain channels. This pulse is sampled five times for digitization: typically one sample before the signal starts (point A in Figure 2 ), one during the rising edge (B), one at the peak (C), one during the falling edge (D) and one during the undershoot phase (E). With additional processing and calibration, the energy deposited in a particular calorimeter cell is determined based on these five samples.
The LAr calorimeter electronics upgrade must meet the following specifications:
• The calorimeter signals must be sampled and digitized at (minimally) a frequency of 40 MHz.
• The energy deposited in each calorimeter cell must be measured with a precision of better than 0.25% at high energy.
• A dynamic range of approximately 16 bits is needed to cover the energy range of interest, from a lower limit of approximately 50 MeV set by pile-up noise [3] up to a maximum of 3 TeV.
• 128 ADC channels must fit on a board 490 mm × 409.5 mm.
• The ADC must use less than 100 mW per channel.
• The ADC must be radiation tolerant to ∼ 1 MRad and have low single event effect sensitivity.
This combination of requirements is not currently available commercially. The chip discussed in this paper is a proof-of-principle demonstration of a design meeting these specifications. 
Radiation Tolerance
The radiation in the ATLAS detector is dominated by secondary particles produced by interactions of the primary particles with the detector elements. As a result, at the electronics location, the energies are rather low (less than a few GeV), the fluxes are high, and the direction of the radiation fields is homogeneous. The dominant radiation flux consists of photons and neutrons. Also contributing to the radiation are charged hadrons (mainly protons and pions). A high level of reliability of the electronics must be maintained during the estimated ten years of operation of the experiment. As mentioned in Section 2.1, the ADC needs to be radiation tolerant to ∼1 MRad. The decrease in Total Ionizing Dose (TID) effects in thin oxide gates of MOS devices has been shown in [8, 9] . Although technology scaling has resulted in the gate oxide getting thinner, and hence less susceptible to TID damage, the Shallow Trench Isolation (STI) oxide of modern CMOS technologies ultimately limits the radiation tolerance of conventional CMOS circuits. It is possible with Hardness-By-Design layout techniques to eliminate this limitation and eventually push the radiation tolerance of circuits to the high level allowed by the thin gate oxide. The radiation hardness of IBM's 130 nm CMOS process for digital design has been shown [10] for both thin oxide and thick oxide MOS devices to a few tens of MRads. A key decision while implementing the ADC prototype is the choice of the power supply. The thin-oxide 130 nm devices have a rated supply of 1.2 V. The ADC chip is required to interface with the shaper chip, which will probably be implemented in a SiGe process with a supply of 3.3 V, and hence interfacing this signal to a 1.2 V domain will require attenuation and/or complicated level shifting. Signal attenuation from a 3.3 V regime to a 1.2 V regime will increase the noise requirements of the ADC. Also, implementing analog circuits in a 1.2 V supply is more challenging due to the reduced voltage headroom, which makes it infeasible to cascade MOS devices on top of each other. To address these issues, the prototype ADC is implemented on a supply of 2.5 V using thick-oxide devices. Although it was seen [10] that thin oxide devices are more radiation tolerant, thick oxide devices are still comfortably tolerant at the radiation levels required for this application (∼ 1 MRad). The allowable input signal swing of the ADC is 2.4 V p−p differential, which relaxes the noise requirements of the ADC. Measurement results in a radiation environment, on a previous design of a sample and hold amplifier in the same technology, showed that standard good analog layout practices were sufficient to achieve the necessary radiation tolerance [11] . The measured radiation tolerance of this chip is discussed in Section 3.
Prototype Implementation
The goals of the current prototype are to establish the analog performance of the pipeline stages, to study the radiation tolerance of the ADC design and to determine the optimal gain selection procedure to be implemented in the future version of the chip. The system prototype architecture, shown in Figure 3 , consists of two identical 12-bit 40 MS/s Pipeline ADC channels. The two channels, namely Medium Gain and High Gain, are fed with k 1 V in and k 2 V in respectively, where the gain factors k 1 and k 2 are provided by off-chip drivers and are nominally one and ten respectively. This two-channel system prototype, with four MDAC (Multiplying Digital-to-Analog Converters) stages each, provides enough flexibility to test various gain selection algorithms to increase the effective system dynamic range. Figure 4 shows the general block diagram of a system based on the current ADC prototype that implements gain selection. For simplicity, a two-channel system is shown. The ADC prototype is a pipeline architecture so the final reconstructed digital output is available only after a delay of a few clock cycles. Gain selection requires the detection of saturation in the high gain channel and then switching to the lower gain channel. The high and low gain channels are separated by a factor of ten, similar to the existing architecture. Each ADC channel in the current prototype consists of four MDAC stages with a gain of two each. Each MDAC stage resolves one bit, followed by a times two residue amplification. The three possible output codes ("1.5 bits") allow for the digital error correction. The analog residue of the fourth and final MDAC stage needs to be further resolved to 8-bit accuracy to determine the final 12-bit ADC word. This analog residue is fed to an on-chip Sample and Hold amplifier, which drives an external commercial 12-bit ADC (AD9255 [12] ) for further digitization, i.e. to determine the eight least significant bits. In the current prototype, for simplicity, all MDACs are identical. Power scaling will be done in the final design to reduce the total chip power consumption. The implementation details of the ADC are further explained in the following sections. Figure 5 shows the architecture of the 1.5-bit MDAC stage used in the pipeline ADC [13] . The MDAC consists of a flip-around architecture with the input V in sampled onto the sampling capacitors C s and the flip-around capacitors C f , during the sampling phase φ s . Nominally, C s and C f are equal. In order to improve the linearity of the input sampling network, bottom-plate sampling, which uses an advanced version φ se of the sampling phase, is implemented. At the beginning of the hold phase φ h , depending on the subADC decision D, the reference V re f is appropriately connected to the capacitors, thus performing the required MDAC operation given by where D = 0, ±1 is the subADC decision. Fig. 6 shows a single unit of the subADC consisting of a flash comparator and an input sampling network. The separate sampling network of the subADC obviates the need for a Sampleand-Hold amplifier at the ADC input. The flash comparator is sized to comfortably meet the subADC offset requirements. Additional logic to perform gain calibration is included on-chip. MiM (Metal-insulator-Metal) capacitors are used because of their better matching and higher density in the given process. In order to avoid device reliability issues in a radiation environment, clock gate boosting is not employed for the input sampling switches, which also avoids the need for triple well devices. Instead, bottom-plate sampling, along with appropriately sized thick-oxide transmission-gate switches, was found to satisfy the 12-bit linearity requirements at 40 MS/s. Figure 7 shows the fully differential OTA (Operational Transconductance Amplifier) used in the MDAC (bias circuits not shown), along with the transistor sizes. The OTA consists of a single stage gain-boosted folded cascode amplifier with an NMOS input pair. The load capacitance of the OTA forms the dominant pole. Care is taken to make sure the pole-zero doublet formed by the gain-boosting amplifiers falls beyond the unit-gain frequency (UGB) of the OTA [14] . The boost amplifiers are also implemented as single-stage folded cascode amplifiers. The common-mode feedback amplifier A 1 is implemented as a PMOS differential pair with diode-connected NMOS loads. The OTA is designed for a DC gain of 80 dB and a UGB of 450 MHz, thus providing enough margin for the targeted 12-bit performance at 40 MS/s.
MDAC Implementation
V out = 2V in − DV re f (2.1)
OTA
Digital Gain Calibration
Foreground digital calibration is performed to correct for gain errors due to capacitor mismatch [15] , exploiting the redundancy offered by the three possible codes produced to resolve one bit. Figure 8 shows the residue output V res of the Stage 1 MDAC and the reconstructed output D out , as a function of the input V in , for an ideal MDAC and for an MDAC with gain error. Gain errors due to capacitor mismatch give rise to code jumps in the reconstructed output, as shown in Figure 8 . The calibration algorithm consists of measuring the MDAC code jumps ∆ by subsequent ADC stages and removing them digitally from the reconstructed digital output D out . The calibration procedure starts with the last MDAC stage (Stage 4 MDAC in this prototype) and moves backward to calibrate the Stage 1 MDAC. An on-chip control register is used to put the ADC in calibration mode. Figure 9 shows the die photograph of the 2-channel ADC prototype. The chip occupies 6 mm 2 . A 160 MHz sinusoidal clock is fed into the chip and divided down to generate the required 40 MHz clock phases. Going on-chip with a higher frequency clock reduces the jitter contribution due to the clock distribution path. To characterize the dynamic performance of the ADC, an input sinusoidal signal is filtered and fed to the commercial ADC input driver AD8138 which performs single-ended to differential conversion. The signal is split and sent to both the ADC prototype and the commercial ADC (AD9255). The analog residue from the prototype ADC is fed to a different channel of the commercial ADC for further digitization. The digital outputs from the prototype chip and the external ADC are collected by an on-board FPGA and all data processing is done offline.
Measurement Results
ADC Performance
Both ADC channels were characterized extensively before and after irradiation. The static performance of the ADC was measured by the sine-wave histogram method [16] . Figure 10 shows the static performance of one ADC channel at 40 MS/s before and after foreground digital calibration. The integral nonlinearity (INL) improves from +10/-5 LSB 12 before calibration to +0.8/-1.1 LSB 12 after calibration, where LSB 12 refers to a 12-bit LSB. Similarly, the differential nonlinearity (DNL) improves from +0.5/-0.75LSB 12 to +0.3/-0.23LSB 12 after calibration. Figure 11 shows the output Fast Fourier transform (FFT) of a 10 MHz input sine-wave before and after digital calibration. Calibration improves the spurious-free dynamic range (SFDR) from 52.7 dB to 77.8 dB while the signal-to-noise and distortion ratio (SNDR) improves from 49.8 dB to 67.8 dB. The effective number of bits (ENOB) at 10 MHz for the calibrated channel is 11-bits. The number of valid codes was limited to 3452 as the commercial ADC that further digitizes the analog residue limits the maximum input signal to 85% of the ADC prototype's full-scale, giving an effective resolution of 11.7-bits. Each MDAC stage consumes 11 mW from a 2.5 V supply. Since all stages are sized identically, the total analog power consumption of the chip is 55 mW per channel (4 identical MDAC stages followed by a Sample and Hold). Figure 12 shows the SNDR and SFDR as a function of the input amplitude. As mentioned earlier, the valid input range of the on-board commercial ADC limits the maximum allowable input swing to the chip and hence the SNDR peaks at -2 dBFS.
To determine the crosstalk between the two ADC channels, the input to one of the channels was grounded while a full-scale sine-wave was applied to the other channel. Figure 13 shows the output of the grounded channel. The RMS noise is 0.1 LSB RMS, showing no indication of crosstalk between the two channels. 
Irradiation
To test the radiation tolerance of this ADC design, five chips were taken to the Massachusetts General Hospital Francis H. Burr Proton Therapy Center. Two of these (chips 1 and 2) had been fully characterized and showed excellent performance. The other three were selected using a socketed board ( Figure 14 ). This board provided power and a clock signal to the ADC. To confirm that the chips operated as expected, a pure sine wave signal was given as input (2 V p−p ) and the analog residue was observed on an oscilloscope. To replicate the high radiation flux in the ATLAS detector, four of the chips were irradiated using the 227 MeV proton beam. During the irradiation, the chips were powered and a clock signal was applied, while the current drawn by the chip was monitored. Table 1 lists the dose for the two chips which received the largest dose. No further measurements were done using the three other chips which received smaller doses, given the performance of the high dose chips. In Figure 15 , the current over the course of one test is seen to be relatively constant, between 0.13 and 0.14 A. The drop observed at about 900 seconds shows the beam turn on. The slight rise and fall of the current which follows is due to the heating of the chip as it is irradiated. In order to confirm the operation of the ADC immediately after irradiation, a pure sine wave signal was again applied to the ADC input and the analog residue was observed on an oscilloscope. None of the chips ceased operation during the tests. After two months to ensure the chips became safe to handle, the two chips (chips 1 and 2) were re-mounted on the test boards and fully retested.
ADC Performance Post-irradiation
After irradiation the performance measurements were repeated and the results are shown in Table 1 . The calibration constants, computed through the digital calibration routine, did not change after irradiation. Figure 16 compares the dynamic ADC performance before and after irradiation as a function of the input signal frequency, showing the radiation-hard nature of the design.
Gain Selection
In the current detector, the 16-bit dynamic range with 12-bit precision requirement is met by using three analog gain channels. The three gain channels (each separated by a factor of approximately ten) are sampled by a 144-sample deep analog pipeline at 40 MHz [17] . An external trigger system identifies the bunch crossing of interest. When such a bunch crossing is identified, five samples for each gain are digitized with 12-bit precision, followed by digital gain selection. A particular channel is said to be saturated if its signal exceeds a certain threshold. Once saturation is detected, any signal from that particular channel is ignored for ∼ 500 ns (due to the recovery time required for the conditioning circuits in the signal path) and the data from the next lower unsaturated gain channel is used.
For the upgrade, there will be no external trigger system and the data for all samples must be transmitted. This requires the ADC to sample the input at 40 MS/s and the optimal gain to be chosen on the fly.
A simple solution uses a single discriminator (comparator) on the sampled signal in front of the highest gain channel, which imposes a switch to a lower gain input if the signal is too close to saturation (based on a single sample). This approach requires two sample and holds at the ADC input, one for a 1×, medium gain channel and one for a 10×, high gain channel, resulting in a sample depth of one (the OTA for the Stage 1 MDAC can be shared between the two sample and holds). This implementation of gain selection leads to limited precision at the onset of large signals, due to the limited bandwidth of the sampling network and the shape (width) of the signal. The signal from a saturated (high gain) channel can have a very high slew rate, which may result in a large error for the sampled value. Since the value for the sampling capacitor is set by kT /C noise requirements [18] , the size of the sampling switches determines the input bandwidth. The switches in the ADC input sampling network are sized to sample a full-scale sine-wave signal at the Nyquist frequency of 20 MHz. Larger switches increase power consumption on the clock drivers. The maximum slew rate of the input signal that can be sampled with the required 12-bit accuracy is given by
where V FS = 1.2 V, f max = 20 MHz for the current design, and therefore SR max = 1.5 × 10 8 V/s. Figure 17 shows two different pulse shapes with their respective slew rates. For simplicity, the input signal is assumed to be saturated if it is larger than the ADC full-scale of ±1.2 V. The signal is said to be slightly saturated if it just goes above the ADC full-scale, and highly saturated if it is very much larger. In practice, protection diodes prevent the ADC input signal from going much beyond the supply voltage of 2.5 V. The value of the highly saturated signal at 10 ns in Figure 17 is still within the ADC full-scale range. However, the slew rate of the highly saturated pulse is larger than the maximal slew rate supported by the input sampling network SR max . Therefore, the sampled value will be inaccurate. This illustrates how the solution of using a single comparator, at the input sample and hold, to detect saturation and then switching between channels, leads to limited precision.
A second solution is to switch to the lower gain if the signal saturates or the slew rate is too large. To implement this solution the comparator described in the previous case can be used, but circuitry to determine the slew rate of the input signal needs to be added. If, at the sampling instant, the slew rate of the input signal is higher than a threshold, the lower gain channel samples are used for digitization. Since the slew rate is only used to switch between the gains, it does not need to be measured with 12-bit accuracy. However, it does determine the point where the gains switch, and thus the usable part of the dynamic range of the high gain channel. To ensure the correct gain channel is used, the switch to a lower gain should occur well before the signal in the high gain channel comes close to its maximum. The point at which this switch happens can be determined as a function of the slew rate accuracy and threshold. With a lower slew rate accuracy, a lower threshold is needed and hence more of the dynamic range of the higher gain channel is lost. These parameters could be adjusted for optimal performance. Due to the inherent pipeline delay, and the fact that adjacent input samples are 25 ns apart (the sampling clock is 40 MHz), a digital approach to determine the input signal slew rate is not feasible. Determining the slew rate in an analog fashion (using differentiators) with the necessary accuracy would require complex circuitry and could significantly increase the power consumption. A simple and robust solution, which is independent of the signal shape and slew rate, is to detect saturation with a comparator in front of the first stage of the high gain channel (as before). When saturation is detected, the N samples in high gain channel stages 1 to N are ignored. The lower gain channel is then used to digitize the N samples before saturation was detected, as well as the future samples. This procedure requires a memory depth of N > 1 (as shown in Figure 4) . By ignoring the N samples before saturation in the high gain channel, the samples that may suffer from limited precision due to the high slew rate are avoided.
Gain Selection Measurements
In the prototype chip, two discriminators are implemented for each gain (00: signal saturated with negative value, 01: signal within range, 11: signal saturated with positive value). The discriminator memory is implemented outside the chip for flexibility in the study of the gain selection algorithm. It is necessary to determine the minimum depth of the discriminator memory required for the gain selection algorithm. As the gain selection is made only after a certain number of sampling clock cycles, the length of discriminator memory defines the length of the parallel analog pipelines for the signal path, i.e. the number of parallel MDACs which must exist in the final chip to do the gain selection.
The setup used for the gain selection experiments is shown schematically in Figure 18 . A pulse generator is used to generate an approximation of the signal from a calorimeter cell. The pulse is then subjected to a fast bipolar CR − (RC) 2 shaping and injected into the medium and high gain channels through two amplifiers. As shown in Figure 3 , each ADC channel has two comparators at its input to perform gain selection.
For the gain selection study, the phase of the pulse generator was synchronized to the ADC sampling clock through the FPGA, with an option to change the phase of the input signal with respect to the sampling clock, making a fine reconstruction of the pulse shape possible. Figure  19 shows reconstructed pulse shapes measured by the medium-gain and high gain channels with τ = RC = 20 ns.
To verify the operation of the gain selection setup and to confirm the depth of the discriminator memory required to perform the gain selection detailed above, the following procedure was followed:
• The output of the high gain channel is collected continuously and the gain selection comparators are used to determine if the high gain is in saturation.
• Without the signal, the background mean µ and standard deviation σ of the channel output (in terms of the ADC LSBs) are determined. The start of the pulse is defined as the first sample which is µ + nσ above the background, where n is varied from one to three.
• If the high gain channel is saturated, the number of samples from the start of the pulse until saturation is noted. For the simpler approach, this gives the depth N of the required discriminator memory and hence the depth of the required analog pipeline (number of parallel MDACs).
In the first experiment, a high amplitude signal with a fast rise time was applied to the high gain channel to saturate it fully. This is similar to the situation in the top row of Figure 17 . Figure 20 shows the required memory depth for two different phase relationships between the pulse shape and the ADC sampling clock. As can be seen from the figure, at most three points need to be stored.
In the next experiment, a signal was applied to the high gain channel with an amplitude that was just over the saturation point of the high gain channel (as in the bottom row of Figure 17 ). Figure 21 shows the required memory depth for two different phase relationships between the pulse shape and the ADC sampling clock. As before, the required memory depth is three samples. From Figures 20 and 21 , the maximum memory depth required for τ = RC = 20 ns is three samples.
The time constant τ of the pulse can vary from one calorimeter cell to another due to variations in the cell capacitances. Figure 22 shows the required depth for two different pulse shapes with τ = 10 ns and τ = 40 ns. The maximum required memory depth can be as high as four samples. These tests confirm that a memory depth of four samples is sufficient to avoid problems associated with slew rates of the input signal and to perform accurate gain selection.
Gain Selection Algorithm
Several possibilities for performing the gain selection are:
1. Fully Digital Gain Selection: Implement three complete ADC channels, one for each of the three gains, with the gain selection performed after the digitization is complete. The final ADC word that is transmitted contains the digital word from the appropriate channel and its gain scale. This leads to three independent 12-bit ADC channels per 16-bit dynamic range. For a quad-ADC, this adds challenges in terms of crosstalk, power and clock distributions. 2. Partial Digital Gain Selection: Implement three partial ADC channels, sharing the backend stages using an analog multiplexer. In this case, each gain channel would have a certain number of independent MDACs stages, followed by an analog multiplexer that enables the three channels to share the back-end stages. In order to meet the 16-bit dynamic range requirement, three partial channels, each with four independent MDACs followed by an analog MUX and a common back-end, are required to perform the gain selection.
3. Single 16-bit Dynamic Range ADC: Implement one 16-bit dynamic range ADC channel with 12-bit precision. The ADC noise performance needs to be 16-bit accurate while the linearity needs to be only 12-bit accurate. This solution avoids gain selection entirely as there is only a single ADC channel. To meet the 16-bit noise requirements, the input sampling capacitance of the ADC would need to be > 70 pF, presenting a very large capacitive load to the ADC input signal driver. Also, the power of the first stage MDAC would need to be increased dramatically to achieve the required 16-bit performance. However, the additional power required by the 16-bit channel over a 12-bit channel is offset by reducing the number of external amplifiers and full or partial ADC channels from three to one.
The primary advantage of the fully digital approach is its flexibility. In the partial channels approach, the memory depth depends on the signal shape. Since in a conventional pipeline ADC successive pipeline stages are progressively smaller and lower power, the amount of area and power savings provided by reusing the back-end stages in the partial channels approach is small. Furthermore, the chip complexity is not very much reduced when compared to the fully digital approach.
Conclusion
The design of a radiation-hard dual-channel 12-bit 40 MS/s Pipeline ADC with extended dynamic range was presented, for use in the readout electronics upgrade for the ATLAS Liquid Argon Calorimeters at the CERN LHC. The ADC was confirmed to be radiation tolerant beyond the required specifications. Various gain selection experiments were performed with the prototype to investigate possible gain selection procedures for future implementations of this design. 
